CLAIMS

1	1. (currently amended) A digital filter, comprising:
2	at least two multiple stage shift registers;
3	a plurality of multipliers corresponding in number to the number of stages in the at least two
4	multiple stage shift registers, each multiplier receiving as a first input an output from a stage of the at
5	least two multiple stage shift registers, each multiplier producing an output that is a product of inputs
6	thereto:
7	
	a tap weight shifter coupled to a [[top]] tap weight source to receive tap weights, the tap weight
8	shifter coupled to provide a second input to each multiplier, the tap weight shifter capable of circularly
9	shifting tap weights, each multiplier producing an output corresponding to a product of the first and
10	second inputs; and
.11	an adder for summing the multiplier outputs to provide a sum output, wherein:
12	two or more sum outputs are generated between consecutive shiftings of new data into
13	the shift registers.
1	2. (original) A digital filter as recited in claim 1, further comprising:
2	a multiplier stage buffer for receiving and storing digital annual and at a few the stage buffer for receiving and storing digital annual and at a few the stage of the stage
3	a multiplier stage buffer for receiving and storing digital samples, outputs from the multiple stage buffer being coupled to provide inputs to the at least two multiple stage shift registers.
1	3. (original) A digital filter as recited in claim 2, wherein the multiple stage buffer is a
2	3. (original) A digital filter as recited in claim 2, wherein the multiple stage buffer is a serial-input, parallel-output buffer.
2	Schar-niput, paraner-output outler.
1	4. (currently amended) A digital filter as recited in claim 1, wherein the tap weights
2	received by the tap weight shifter <u>are</u> one bit wide.
-	received by the tap weight shifter are one of wide.
1	5. (currently amended) A digital filter as recited in claim 1, wherein tan meights received
2	(Where the first as received in claim 1, wherein tap weights received
3	by the tap weights received by the tap weight shifter are more than one bit wide and having the tap
3	weights have a bit width that is no greater than a bit width of stages of the shift registers.
1	6. (original) A digital filter as recited in claim 1, wherein the digital filter is implemented
2	6. (original) A digital filter as recited in claim 1, wherein the digital filter is implemented in software.
2	iii soitwate.
1	
1	7. (original) A digital filter as recited in claim 1, wherein the digital filter is implemented
2	in an integrated circuit.
_	
1	8. (original) A digital filter as recited in claim 7, wherein the digital filter is implemented
2	in an application specific integrated circuit.
1	9. (original) A digital filter as recited in claim 7, wherein the digital filter is implemented
2	in a digital signal processor.
1	10. (original) A digital filter as recited in claim 7, wherein the digital filter is implemented
2	in a microcontroller.
1	11. (currently amended) A digital filter as recited in claim 7 wherein the digital filter is
2	11. (currently amended) A digital filter as recited in claim 7, wherein the digital filter is implemented in a microprocessor.
ے	implemented in a filleroprocessor.
1	12 (comment) - 1 1 A 1 1 1 1 C1
1 2	12. (currently amended) A digital filter as recited in claim 1, further comprising [a] the tap
2	weight source from which to receive the tap weights.

2	access memory.
1 2	14. (original) A digital filter as recited in claim 12, wherein the tap weight source is read-only memory.
1 2	15. (original) A digital filter as recited in claim 12, wherein the tap weight source is a processor.
1	16. (currently amended) A receiver including a digital filter comprising:
2	at least two multiple stage shift registers;
3 4	a plurality of multipliers corresponding in number to the number of stages in the at least two multiple stage shift registers, each multiplier receiving as a first input an output from a stage of the at
5	least two multiple stage shift registers, each multiplier producing an output that is a product of inputs
6	thereto:
7	a tap weight shifter coupled to a [[top]] tap weight source to receive tap weights, the tap weight
8	shifter coupled to provide a second input to each multiplier, the tap weight shifter capable of circularly
9	shifting tap weights, each multiplier producing an output corresponding to a product of the first and
10	second inputs; and
11	an adder for summing the multiplier outputs to provide a sum output, wherein:
12	two or more sum outputs are generated between consecutive shiftings of new data into
13	the shift registers.
1 2 3	17. (original) A receiver as recited in claim 16, further comprising: a multiplier stage buffer for receiving and storing digital samples, outputs from the multiple stage buffer being coupled to provide inputs to the at least two multiple stage shift registers.
1 2	18. (original) A receiver as recited in claim 17, wherein the multiple stage buffer is a serial-input, parallel-output buffer.
1 2	19. (currently amended) A receiver as recited in claim 16, wherein the tap weights received by the tap weight shifter are one bit wide.
1 2 3	20. (currently amended) A receiver as recited in claim 16, wherein the tap weights received by the tap weight shifter are more than one bit wide and having the tap weights have a bit width that is no greater than a bit width of stages of the shift registers.
1	21-26. (canceled)
1 2	27. (currently amended) A receiver as recited in claim 16, further comprising [a] the tap weight source from which to receive the tap weights.
1	28-30. (canceled)
1	31. (original) A receiver as recited in claim 16, wherein the receiver is a handset.
1	32. (original) A receiver as recited in claim 16, wherein the receiver is a base station.
1 2	 (currently amended) A method of filtering digital data, comprising the steps of: shifting digital data into first and second multiple stage shift registers;

3	b. multiplying an output from each stage of the first and second multiple stage shift
4	registers by an associated, respective tap weight to produce a plurality of products;
5	c. combining the plurality of products to form a sum;
6	d. circularly shifting the tap weights; and
7	e. repeating steps b and c at least once before step a is repeated.
1	34. (currently amended) A method of filtering digital data as recited in claim 33, further
2	comprising the step of shifting digital data into registers of a buffer prior to shifting the digital data into
3	first and second multiple stage shift registers.
1	35. (currently amended) A method of filtering data, comprising the steps of:
2	a. shifting data into N multiple stage shift registers, each of the N multiple stage shift
. 3	registers having at least L stages, N and L being integers, N being at least 2;
4	b. multiplying an output from each of the at least L stages of the N multiple stage shift
5	registers by a corresponding tap weight to produce a plurality of products;
6	c. combining the plurality of products to form a sum;
7	d. circularly shifting the tap weights;
8	e. repeating steps b, c, and d N-2 times before step a is repeated;
9	f. repeating steps b and c again <u>before step a is repeated</u> .
1	36. (currently amended) A method of filtering data as recited in claim 35, further
2	comprising the steps of
3	following step f, repeating steps a through f.
1	37. (original) A method of filtering data as recited in claim 35, further comprising the step
2	of shifting N pieces of data into registers of a buffer for temporary storage prior to shifting the N pieces
3	of data into respective ones of the N multiple stage shift registers.
1	38. (new) A digital filter comprising:
2	N multiple-stage shift registers, N>1;
3	a tap changer adapted to store a configuration of tap weights;
4	a plurality of multiplying elements, each multiplying element adapted to (a) receive (i) a datum
5	from a corresponding stage of a corresponding shift register and (ii) a corresponding tap weight from the
6	tap changer and (b) generate an output corresponding to a product of the datum and the corresponding tap
7	weight; and
8	an adder adapted to receive the output from each multiplying element and generate a sum
9	corresponding to the sum of the products of all of the data in the shift registers and the corresponding tap
10	weights in the tap changer, wherein:
11	the digital filter is adapted to generate two or more different sums for each set of data
12	stored in the shift registers; and
13	each different sum is based on a different configuration of tap weights in the tap changer.
1	39. (new) The digital filter of claim 38, wherein:
2	the tap changer is a circular buffer; and
3	each different configuration of the tap weights is generated by circularly shifting the tap weights
4	within the tap changer.
1	40. (new) The digital filter of claim 39, further comprising a tap weight source adapted to
2	reload an initial configuration of tap weights into the tap changer.

41. 1 (new) The digital filter of claim 40, wherein the tap weight source is adapted to reload 2 the initial configuration of tap weights after N sums have been generated based on N different configurations of the tap weights. 3 1 42. (new) The digital filter of claim 38, further comprising an input buffer adapted to 2 parallelize an incoming serial data stream for input into the shift registers, wherein each shift register is adapted to receive a corresponding portion of the incoming serial data stream. 3 43. (new) The digital filter of claim 42, wherein the digital filter is adapted to generate N 1 different sums based on N different configurations of the tap weights for each shift of parallelized data 2 into the shift registers. 3 1 44. (new) The digital filter of claim 38, wherein the shift registers do not all have the same 2 number of stages. 1 45. (new) The digital filter of claim 38, wherein the bit-width of each tap weight is smaller than the bit-width of each datum in the shift registers. 2 1 46. (new) A receiver including a digital filter, the digital filter comprising: N multiple-stage shift registers, N>1; 2 a tap changer adapted to store a configuration of tap weights; 3 4 a plurality of multiplying elements, each multiplying element adapted to (a) receive (i) a datum 5 from a corresponding stage of a corresponding shift register and (ii) a corresponding tap weight from the 6 tap changer and (b) generate an output corresponding to a product of the datum and the corresponding tap 7 weight; and 8 an adder adapted to receive an output from each multiplying element and generate a sum 9 corresponding to the sum of the products of all of the data in the shift registers and the corresponding tap weights in the tap changer, wherein: 10

the digital filter is adapted to generate two or more different sums for each set of data

each different sum is based on a different configuration of tap weights in the tap changer.

stored in the shift registers; and

11

12 13